This paper presents a sampling technique with reduced distortion for use in a sample-and-hold circuit for high resolution analog-to-digital converters and switched capacitor filters. The technique involves bootstrapping both the gate and the bulk terminal of the sampling switch to improve linearity. Circuit implementation and SPICE level simulation results are presented. Fig. 1 . Simple MOS sample and hold circuit
INTRODUCTION
With increasing demands for high resolution analog-to-digital (AD) converters, there is a greater need for a high performance sample-and-hold(S/H) circuits. In most cases, the dynamic performance of the front-end S E I circuit limits the overall dynamic performance of the systems such as A/D converters and switched-capacitor filters. Most S/H circuits use passive sampling technique for high speed applications. The performance of S/H circuits in CMOS technology is limited by the variation in the on-resistance of the MOS sampling switch with the input signal. The variation exists on account of dependence of the gate-source voltage and the threshold voltage on the input signal. Various techniques have been proposed to improve the linearity of the switch ([ 13, [2] , [3] , [4] ). However, these techniques prove ineffective in completely eliminating the nonlinearity due to threshold voltage variation with the input (body effect) or they suffer from reliability issues. This paper proposes a reliable technique which does not have these problems.
BACKGROUND
The sampling front-end in CMOS technology for majority of switched capacitor implementations of the A/D converters and filters is shown in the Fig. 1 . The voltage across the capacitor tracks the input signal when the clock phase 4 is high. The instantaneous value of the input signal is stored as a charge across the floating terminals of the capacitor when the switch M2 turns off. This charge is then processed by the following circuit to perform a desired function. Input dependence of the charge injection is minimized by turning off transistor M2 slightly before M1 (popularly known as bottom plate sampling). For such a S / H circuit, the expression for the on-resistance of the MOS switch can be given by:
Eq.( 1) illustrates that the on-resistance Ron depends on the input signal through v,, = Vdd -Vi, and through threshold voltage Vt as given in Eq. (2) Various methods have been devised to reduce the dependence of the on-resistance of a single MOS switch on the input signal. One such technique is to connect the gate to a voltage higher than Vdd during the on-phase (VGS > vdd) [s] . However such a technique suffers from a long term reliability problem due to high voltage switching across the gate oxide. This problem was solved in [ 11, where the gate voltage of the sampling switch is held at Vdd above the input signal during the on-phase. A conceptual representation of this technique is shown in Fig.2 . The battery in the Fig.2 can be implemented using a switch capacitor configuration shown in Fig.3 . The conceptual representation of these techniques during the on-phase is shown in Fig.4 . The battery Vbat in this figure can be implemented using the switched capacitortechnique shown in Fig.3 . The basic idea in these techniques is to bootstrap the gate of the sampling switch such that the applied gate-source bias accounts for the threshold voltage variation with the input. The applied gate source bias is generated using a replica M2 of the sampling switch M1. The transistor M2 carries a fixed current Ib while the opamp is used in negative feedback to force the source of M2 to equal Vin. The battery at the output of the opamp is used to adjust the output common mode of the opamp, since the gate voltage of M2 can exceed the supply voltage. The gate of the transistor M2 and consequently that of M1 will have a value:
Therefore, from eq.( l), the value of the on-resistance for the sampling switch M1 will be as follows:
In many cases, the overdrive provided by M2 is not sufficient to guarantee a low on-resistance for M1 in which case, the gate voltage ofM2 is furtherboosted [3] . Ron will be in- put independent if V T M~ = V T M~ which is assumed to be the case since M1 and M2 are replica transistors and both have the same gate-source and bulk-source voltages. However that is not the case since the transistor M2 operates in saturation while the actual sampling switch M1 is operating in the non-saturation region resulting in mismatch between M1 and M2's threshold voltages. Also, in short channel technologies, due to drain induced barrier lower-
Another main limitation of this technique is the use of an opamp which consumes a lot of power to ensure high accuracy and fast settling. Distortion can result due to variation in opamp gain and incomplete settling. This paper demonstrates a passive technique which does not suffer from the above drawbacks.
OVERVIEW OF THE PROPOSED TECHNIQUE
The method proposed in Fig.2 [ 11 provides an excellent technique for cancelling the nonlinearity due to gate-source voltage variation with the input. However the bulk-source voltage variation with the input signal (body effect) still limits the linearity of the switch. To remove the nonlinearity introduced by the body effect, one may think of a solution to tie the bulk to the source [4]. However, the switch is bidirectional and symmetric, since the source and drain terminals interchange their roles depending on the value of input signal and the value of the voltage sampled on the capacitor during the previous sampling instant. Since the source terminal is not precisely defined, it is inappropriate to make a fixed bulk-source connection as it may cause latchup during sampling. The conceptual representation of the proposed technique is shown in Fig.5 for a PMOS sampling switch. The main idea behind the technique is to bootstrap both the gate and the bulk terminal such that the gate-source voltage and the bulk-source voltage is constant during the sampling phase within the reliability constraints. In the proposed technique, the threshold voltage of the sampling V -586 switch remains constant, eliminating the nonlinearity introduced due to the bulk-source voltage variation with the input signal. However this technique will not be feasible in an nwell CMOS process with an NMOS sampling switch, since it's bulk terminal would be required to be connected to the most negative potential on the chip. For the proposed --On State which is constant and independent of the input voltage.
Therefore, from Eq.( I), the on resistance of the sampling switch is constant over the input range. This guarantees distortion-free performance of the sampling network. In 
CIRCUIT IMPLEMENTATION
The circuit implementation of the proposed scheme is shown in Fig.6 . Since an nwell process is used, a PMOS transistor acts as the input sampling switch to implement the proposed sampling scheme. The sampling occurs when the clock phase is high. Clock signals are shown in Fig.7 .
When the clock phase 41 is low(off phase) , transistor M3
is on, connecting the gate of the sampling switch to Vdd and consequently turning off the sampling switch M1. The capacitor now holds the sampled value of the input signal. As explained in section 2, transistor M2 is turned off prior to the sampling switch M1 to avoid input dependent charge injection at turn off. During the off phase, source of M4 and the gate of M8 are bootstrapped to 2Vdd, turning on M4 and M8. Vdd to vi, Vdd -Vbias. During this phase, the Capacitor where, VtCon, is a constant and given by:
V -587
Transistors M11 and M12 are used to turn off the gate voltage for M5 and M7 during the off phase. Also note that the transistor M 10 and M 13 are always conducting to ensure reliability of the circuit, as discussed in the next section. The implementation is passive in nature and does not consume any static power.
IMPLEMENTATION AND RELIABILITY ISSUES
The reliability constraints requires that the absolute value of relative terminal voltages be less than V d d . This puts restrictions on the nature of the switches used and the values of their terminal voltages. Some of them are discussed below. Since a PMOS sampling switch M1 is used, the gate voltage for M1 will be negative during the on phase. That refrains us from using any switch between Cgate and the gate of the sampling switch M1 because that switch would be required to conduct a negative potential to the gate of the PMOS sampling transistor which is not a possibility. To avoid the effect of charge sharing between Cbulk and the well capacitance, Vbias is reduced while Cbulk is kept at a resonable minimum value (7-8 times the well capacitance). This does introduce a small input-dependent variation in the bulk voltage, however it does not contribute significant levels of distortion.
CIRCUIT LEVEL SIMULATION RESULTS USING SPICE
To test the efficacy of the proposed technique, the circuit of Fig.6 was designed in a TSMC 0.35~ process. A differential configuration was implemented (the circuit shows the single ended implementation for simplicity). An input sinusoid signal of 7.5MHz is applied to be sampled at a frequency of 100MHz. Fig.8(a) shows the FFT of the sampled voltage across the capacitor when the bulk is tied to 
CONCLUSION
A novel passive sampling circuit is presented for high linearity sample and hold by bootstrapping the bulk terminal in addition to the gate of the sampling switch. The circuit is designed for reliablity and does not exhibit latch-up. Simulation results in TSMC 0.35,um show better suppression of higher order harmonics compared to prior art.
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